[1] ROLAND E.Best,Phase-Looked Loops Design,Simulation and Application [M].[S.l.]:McGraw-Hill,2003.[2] MUKUND PADMANABBAN,KEN MARTIN.A CMOS Analog Multi-Sinusoidal Phaselock Loop [J].IEEE J. Solid-State Circuits,1994,29(9):1 046-1 057.[3] JAFFE R,RECHTIN E.Design and Performance of Phase-Lock Circuits Capable of Near-Optimum Performance over a Wide Range of Input Signal and Noise Level [J].Information Theory,1955,1(1):109-112.[4] GABRIELE MANGANARO.A Behavioral Modeling Approach to the Design of a Low Jitter Clock Source [J].IEEE Trans. Circuits and Systems-II,2003，29:804-814.[5] HARUFUSA KONDOH,HIROMI NOTANI.A1.5-V 250-MHz to 3.0-V 622-MHz Operation CMOS Phase Lock Loop with Prechange Type Phase-Frequency Detector [J].IEICE TRANSE LECTOR,1995,E78-c(4):381.[6] SOYUER M,MEYER R G.Frequency Limitations of a Conventional Phase Frequency Detector [J].IEEE J.Solid-State Circuits,1990,25(4):1 019-1 022.
